• Bldg. E1, No.2555, Xiupu Road, Pudong Shanghai 201315 China
  • shanghai, Shanghai,
  • Kína
  • Tel:021-20729588-6037
  • Fax: ---.---.-----
  • URL-cím:

Prodigy S7-19P Logic System – Prototyping with VU19P FPGA

Földgáz

KÉRÉSRE

Új

Nem érhető el

Nem érhető el

Érdeklődik

Termékleírás

Prodigy S7-19P Logic System

The Prodigy S7-19P Logic Systems utilize Xilinx's highest capacity FPGA hardware, the Virtex UltraScale+ VU19P FPGA, (also known as XCVU19P FPGA) making them ideal for ASIC/SoC applications that demand high logic capacity, interconnect, and bandwidth. The new VU19P-based prototyping platform provides 1.6x more logic per device and delivers a 30% performance improvement over its predecessor. The Prodigy S7-19P is available in three versions, including Single Xilinx VU19P, Dual VU19P, and Quad VU19P board, providing a range of options to meet various design requirements.

FPGA Resources - Virtex Ultrascale Plus VU19P (XCVU19P)

9M logic cells

Up to 500Mb of total on-chip integrated memory

Up to 38 TOPs of DSP compute performance are optimized

Technical Highlights

Delivers up to 196M equivalent ASIC gates with 1, 2, or 4 VU19P

Up to 5,288 high-performance I/Os for peripheral expansions & multi-system connectivity

Feature-rich remote management and runtime controls

Upgrade with Virtex UltraScale+™ VU19P (XCVU19P) FPGA

Prodigy™ S7-19P Logic System Configuration Table

Prodigy™「 S7-19P Logic System Configuration Table

S7-19PQ S7-19PD S7-19PS

Estimated ASIC Gates (M) 196 98 49

FPGAs 4 * XCVU19P 2 * XCVU19P 1 * XCVU19P

System Logic Cells (K) 35,752 17,876 8,938

FPGA Internal Memory (Mb) 663.6 331.8 165.9

DSP Slices 15,360 7,680 3,840

External User I/Os 5,288 2,368 1,184

SerDes Transceivers 176 88 44

Prodigy Connectors (GPIO, LVDS) 32 16 8

PGT Connectors (SerDes) 8 4 2

Other Connectors / / /

Datasheet Download Download Download

S2C offers complete FPGA prototyping solutions for ASIC/SoC validation & ASIC SoC functional design verification, helping engineers to accelerate software development, hardware verification, and system validation.